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ABSTRACT
State-plane analysis techniques are employed
to study the voltage step-up energy-storage do-to-
dc converter. Within this framework, an example
converter operating under the influence of a con-
stant on-time and a constant frequency controller
is examined. Qualitative insight gained through
this approach is used to develop a conceptual free-
running control law for the voltage step-up con-
verter which can achieve steady-state operation in
one on/off cycle of control. Digital computer
simulation data is presented to illustrate and
verify the theoretical discussions presented.
This paper presents a study of the voltage
step-up do-to-dc energy-storage converter, a highly
nonlinear power electronics network, which employs
such a state-space approach as a means for revealing_
considerable qualitative ie-sight into the fundamental
behavior of this converter in both steady-state and
transient operation. As a demonstration of how this
theoretical insight can be used, a new conceptual
converter control law is developed which can, in
theory, achieve steady-state operation within one
"on/off" switching cycle, regardless of the system's
initial state or operating conditions.
After introducing the particular do-to-dc con-
verter configuration which is used throughout the
paper to illustrate this approach, a general dis-
INTRODUCTION cussion of converter behavior as it can be charac-
terized in the state plane is presented.	 Particular
As the field of power electronics has evolved attention is given to observing how the system
and matured, increasingly more attention has been behavior changes when subjected to changes in system
given to analyzing, simulating, and understanding parameters or externally imposed operating conditions.
the principles of operation of the highly nonlinear This technique is then employed to portray the
power-p rocessing subnetworks which often are the transient step-load-change response of an example
building blocks of modern power electronics equip- converter functioning under the influence of two
ment.
	
In recent years, considerable success has commonly used controller configurations, specifically,
been realized in this endeavor. 	 There now are a constant on-time controller. and a constant fre-
available a variety of mathematical analyses and _ quency controller.	 A third control law is then
computer simulation techniques which enable detailed developed which employs the information contained in
quantitative examinations of particular power in- the system state trajectories as the basis for
verter and converter configurations [1-12].	 In determining the transistor switching sequence.
addition to applying such quantitative techniques Digital computer simulation data are presented to
and approaches, it often is useful to examine complex illustrate and verify the theoretical discussions
nonlinear networks in a qualitative manner for the presented.
purpose of enhancing a conceptual visualization of
the system nonlinearities. 	 It is the nonlinearities NORMALIZED CONVERTER AND MODEL
Throughout this paper, the voltage step-up or
"boost" dc-t(-,-dc converter is used to illustrate
and verify the concepts and techniques discussed.
A simplified schematic diagram of this converter
is presented in Fig. l(A) with pertinent charac-
teristic waveforms which depict its operation in 	 4
the continuous conduction mode, Fig. 1(B), and the
discontinous conduction mode, Fig. l(C). The equiv-
alent series resistance (ESR) of the output capacitor,
shown as r0, has beer y included in this diagram
and Space Administration under Research Grant 	 because it has been found to play an important and
NGL-34-001-001 to duke University. A portion of	 sometimes dominant role in converter systembe
this work was accomplished while the authors were	 havior [2]. The voltage step-up configuration has
in residence at the Technological University, Delft, 	 been chosen as the example converter for this study
the Netherlands and at the Laboratoire d'Automati 	 because of aggravated stability problems often en-
que et d`Analyse des Systems, Toulouse, France. 	 countered with this converter, and because it
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which usually are the principal cause of diffiolty
in analyzing and understanding the system b-havior,
but, at the same time, they are usually the key-
stone for successful circuit operation. One such
qualitative approach to the study of nonlinear
networks and systems which enables a useful visual-
ization of overall system behavior is the phase
plane or, more generally, the state-space approach
[131.
This work was supported by the National Aeronautics
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Fig. 1.	 (A) Simplified schematic diagram of the
voltage step-up do-to-dc converter. Character-
istic waveforms for (B) operation in the contin-
uous conduction mode, and (C) operation in the
discontinuous conduction mode. Example circuit
values are: L=0.05 mN, C=350 pF, rC=0.05sa,
VO rated=28.OV, VT,rated=21.011, and IO,rated=
5.6A.
presents greater analytical difficulties than some
of the other commonly used inductor-energy-storage
configurations.
a
h	 For the purpose of generality and to facilitate
relative comparisons, the converter of Fig. 1 has
;been normalized as shown in Fig. 2. Normalization
factors are chosen so that the normalized rated
average output voltage is unity, the normalized
rated output current is unity, and a normalized
time of 27T corresponds to the undamped natural
period of the inductor-capacitor combination in the
unnormalized converter power stage. All data
presented in this paper are in normalized form, and
the symbols introduced in Fig. 2 with the subscripts
N are used to distinguish normalized variables and
parameters from their unnormalized counterparts.
To be amenable to mathematical analysis, any
physical system must be modeled in such a way as to
capture those aspects of the system behavior which
are essential to its operation and which, addi-
tionally, focus attention on items of particular
interest. Two such abstractions of the physical
voltage step-up converter are presented in Figs.
T(A) and 2. A third model is presented in Fig. 3
where Fig. 3(A) shows the equivalent circuit when
the transistor switch is "on" or closed, and Fig.
3(B) when the transistor switch is "off" or open.
The model portrayed in Fig. 3 has a relatively
simple mathematical respresentation but, at the
same time, retains the essential principles of
i
DIN
'C-N
VIA 	 V+ _C IO•NC-N	 N _ 
Fig. 2.	 Normalized representation of power stage
with normalization factors Vref=VO , rated , Iref=
IO;rated, and T ref=YLC. Normalized circuit para-
meters and variables in terms of original network
values are:
_	 I ref	 VI	 VO
LN Vref- Tref`
	
VI-N= Vref	 VO-N- Vref
Vref	 IX	
IO
CN= 
I refTr f	 ^X-N° Iref	
IO-N= Iref
rC-N= VrefC	 vC-N= Vref
	
tN Tref
!X-N L +
r.N
VI-N
±
`0-N
IO-N
c 
(A)
VI-N
l B)
Fig. 3.
	 Converter model during (A) transistor
on-time, and (B) transistor off-time.
operation of the actual physical system. Thus, for
the sake of convenience in generating desired data,
this simplified model is used. It should be noted,
however, that the validity of the theoretical treat-
ment presented in this paper is not dependent on the
particular simplified converter model depicted in
Fig. 3. The same arguments and equivalent data can
be generated for converter models of considerably
greater complexity.
For the particular model presented in Fig. 3,
the power transistor is assumed to be an ideal
switch, and likewise the diode is assumed to be
ideal. The output voltage is assumed to be suf-
ficiently well regulated that the load can be
represented as a constant current sink. During
the transistor off-time, it is assumed that the
output voltage ripple is not great enough to
influence the shape of the inductor current wave-
form so that the voltage across the transistor
during Toff-N -is assumed to be constant and equal
to the average output voltage VO-N . The resul-
tant inductor current i X_N is then used, in con,
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junction with the output current I O_N to compute
the capacitor current and subsequently the capacitor
voltage vC_N . This model yields solutions to the
system state equations which are algebraic func-
tions of time and thus are easy to visualize. More
exact models yield solutions which, although trans-
cendental in nature, are equally amenable to this
state-plane treatment but are less readily
visualized without the aid of detailed computation.
CONVERTER BEHAVIOR IN THE STATE PLANE
The converter system state variables employed
in this study are the normalized reactor current
i XX N and the normalized capacitor voltage VC-N -
The behavior of the converter can be represented
mathematically by means of a sequence of pairs of
differential equations which can be solved explicitly
to yield time-domain solutions for the state of the
system. If the independent variable, normalized
time, is eliminated in the solutions i X_N (tN) and
v j^ _N(W , a sequence of equations of the form vC_N
9('X-N) results, where now time is an implicit
parameter. These implicit equations, when plotted
in the state plane of iX -N versus vC_N define what
is called the solution curve, or the system state
trajectory. Those portions of a solution curve
which result when the transistor is on are referred
to as on-time trajectories, and those portions
corresponding to the transistor being off
are referred to as off-time trajectories. The
complete transient response of a converter thus
can be portrayed in the state plane as a sequence
of connected on-time and off-time trajectories.
Normal steady-state operation of a converter is
indicated by a closed curve in the state plane
consisting of a single on-time trajectory and a
single off-time trajectory.
A typical family of on-time and family of off-
time trajectories for a particular voltage step-up
do-to-dc converter, whose equations will be derived
subsequently, are presented in Fig. 4. Each tra-
jectory corresponds to a different pair of initial
conditions or initial state of the system. The
family of off-time trajectories, whose initial states
have been arbitrarily selected as uniformly spaced
points along the translated ordinate axis, are
shown as solid lines. Paths, such as these are the
ones which the system state must follow whenever
the transistor is turned off. Similarly, the on
time trajectories, shown as broken lines, are the
paths which the state must follow during the time
that the transistor is turned on. As indicated
previously, time is an implicit parameter in these
state trajectories and, as time increases, the
system state moves in the direction indicated by the
arrow heads; i.e., decreasing reactor current and
peaking capacitor voltage for the off"-time trajec-
tories, and increasing reactor current and decreasAng
capacitor voltage for on-time trajectories. Any
converter solution curve, or solution trajectory, is
made up of a sequence of such off-time segments and
on-time segments.
When employing the model portrayed in Fig. 3,
these solution curves can be found to be parabolas
for the off-time trajectories and straight lines for
1 .975	 1.11	 1.1125
Fig. 4.
	 Families of on-time trajectories (broken
lines) and off-time trajectories (solid lines)
in the state plane of i X-N vs. v 
-N correspond-
ing to different initial states for the converter
shown in Fig. 2 with VI-N=0.75, and IO-N=1.0.
Highlighted closed curve is the steady-state
solution trajectory corresponding to nominal
rated conditions used as a reference in subse-
quent figures.
the on-time trajectories as derived below. From Fig.
3, one can derive the corresponding sequence of state
equations and subsequently the explicit time-domain
solutions. Calling to the arbitrary initial time
and i X N(toN) and V
C
_
N^tN) the arbitrary initial state
varia les of the converter, the time-domain solution
of the network in Fig. 3(A) for the time interval
Ton-N that the switch is closed is for
tN < tN < to + Ton-N
iX-N	
VLNN t
N + iX-N(to)
(1)
vC-N =	
IONN 
tN 
+ vC-n(tN)
Similarly, for that portion of the transistor off
time period Toff-N when the inductor current iX-N
is greater than zero in Fig. 3(B), the solutions for
the two system state variables for
tN < t
N <N + Toff-N are
'X-N _	
VO-
L- V
I-N 
tN + iX-N(tN)
N	 (2)
VO-N-V I-N 2	 1X-N(tN)`IO-N	
0
vC-N = - zLNCN	 tN 
+	
CN
	 tN + vC-N(tN)
For that portion of the transistor off-time period
Toff-N when the inductor current iX_N is equal to
zero in Fig. 3(B), thesolutions for the two system
state variables for to <tN
 < tN + Toff-N are
X_N = 0
_ IO-N	 o
vC-N	 CN tN + VC-N(tN)
4.0
2.11
(3)
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The independent variable tN can be eliminated in
each pair of solutions to yield the following
sequence of equations which defines the system state
trajectory during each of the three possible time
intervals.
LN I O-iJ	 (4)
VC-ti - - CNVI-N iX-W } Kl
vC-N - - 2CN 
VLNN -V
I_N . (, X-N - 2I 0-Ni X-N ) + K2 (5)
i x-N ° 0	 (6)
Kl and K are constants which are determined from
the circM component values, the converter operating
conditions, and the particular initial states. Thus,
for the converter model chosen, the system on-time
trajectories are defined by (4) which gives the
family of straight lines of Fig. 4. Likewise, the
portions of the off-time trajectories which occur
during T'ff_N are defined by (5) which gives the
family o parabolas of Fig. 4. The portions of off-
time trajectories corresponding to Tofff_N are de-
fined by (6) and are simply segments of the vC-N
axis with the direction of movement of the state
when on this axis being toward the origin of the
plane. The trajectories defined by (6) occur during
the zero-current dwell time of the system when oper-
ating in the discontinuous conduction mode.
The trajectories plotted in Fig. 4 are shown
only in a localized region of the state plane with
a voltage range of ±2.5% of the rated output voltage
and a current range of 0 to 4 times the rated out.-
put current. This particular region of the plane is
displayed because it includes the steady-state tra-
jcctory of the example converter operating with the
input voltage and output current specified in Fig. 1.
This steady-state trajectory is highlighted with
bold lines near the center of Fig. 4 and is seen to
be comprised of segments of one off-time trajectory
and one on-time trajectory. The particular closed
trajectory illustrated here corresponds to steady-
state operation in the continuous conduction mode
under rated conditions, and it is used as a reference
in subsequent illustrative data. Examples of dis-
continuous conduction trajectories, consisting of
three distinct segements as described in the pre-
ceding paragraph, are presented later in the paper.
Given any initial state within this plane, the
transient trajectory which the systemstate follows
in attempting to reach a steady-state condition is
determined by the sequence of power switch closings
and openings as established by the converter
controller. That is, as long as the transistor
switch is off, the system state must follow the
particular off-time trajectory which passes through
the state at the instant the switch is turned off.
At the instant the switch is turned on, the state
must begin to follow the particular on-time trajec-
tory which passes through the final state of the
preceding off-time trajectory. In this manner,
the state of the system alternately follows off-
time and on-time trajectories around the state
Fig. 5.	 Illustration of relationship between
state-plane solution trajectory (upper left) and
state-variable time waveshapes (right) for con -
verter of Fig. 1. The solution trajectory is
composed of segments from the two families dis-
played in Fig. 4.
plane, and eventually, if the converter system is
functioning Kroperly, converges to a closed steady-
state trajectory. Such a sequence of trajectories
is illustrated in Fig. 5.
From an initial state of (2.55, 0.994) marked
with an X in the i X_N vs vC_ plane, the off-time
trajectory which passes throu^h this initial state
is followed as time increases until the transis-
tor is switched on at some time by the action of the
converter's controller. The on-time trajectory
which passes through the final off-time state is
then followed until the transistor is again turned
off by the controller. In the example illustrated
here, the solution trajectory converges to the
closed two-segment curve shown in the left center
portion of the plane. The-off-time and on-time
trajectories traversed in this figure are members of
the families of off-time and on-time trajectories
displayed in Fig. 4, and the steady-state trajectory
of Fig. 5 i the same as that highlighted with bold
lines in Fig. 4. The relationship between the state
trajectories and the more familiar current and
voltage vs. time waveforms is also seen in Fig. 5.
As discussed and derived in preceding paragraphs
of this section, the shapes of the system state
trajectories are well defined and known functions of
the network parameters such as the system inductance
and capacitance and of the externally imposed operat -
ing conditions such as the input voltage and the out-
put current.- Thus, a change in any of these param-
eters or, more likely, a change in operating condi -
tions, causes the shapes of these trajectories to
change accordingly.- For example, Fig, 6(A) illus -
trates how, starting from common initial states in-
dicated by the black squares, the shapes of the off
time and on-time trajectories change when converter
output current increases from no load to 200% of
full load. The initial state for the off-time tra-
jectories in this illustration corresponds to the
i
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2.0
1.0
0.0
0.975 1.0	 1.025
(A)
2	 3 4 5
	
2.0	 iX_N 
	
1.0	 - { 4	 5
vc-N
.975	 1.0	 1.025
(B)
Fig. 6. Change in shape of on-time trajectories
(broken lines) and off-time trajectories (solid
lines) for
(A) V_N constant at 0.75 and IO = 1) 0.0,
21 - 0.2, 3) 0.5, 4) 1.0, and 5^ 2.0.
(B) IO-N constant at 1.0 and VI-N = 1) 0.1,
2) 0.25, 3) 0.5, 4) 0.75, and 5) 0.9.
instant in the steady-state cycle of Fig. 4 when
the transistor switch turns off. Likewise, the
initial state for the five on-time trajectories is
chosen as the switch-on instant in the same refer-
ence steady-state cycle. This reference steady-
state solution trajectory can also be seen in Fig.
6(A) as the solid closed curve made up of segments
corresponding to the rated output current and in-
dicated on the figure as load condition number -four.
Note that the range of the reactor current in this
figure is 0 to 2 units rather than 0 to 4 units as
in Fig. 4 so that the steady-state trajectory
appears enlongated in the vertical direction. A
similar example of how the shapes of the trajectory
segments change for various values of input voltage
is presented in fig. 6(B) where the same initial
states are used, and the reference steady-state -tra-
jectory of Fig. 4 is again displayed as the closed
curve consisting of segments corresponding to input
voltage condition number four.
As mentioned previously, the shapes of the
system state trajectories are also dependent on the
values of the system parameters. Of particular
interest to converter designers is the effect of
changing the value of the energy-storage inductance.
The value of inductance often is chosen to insure
converter operation in either the continuous or the
discontinuous conduction mode over a specified range
of operating conditions. Fig. 7 presents the off-
time trajectories and the on-time trajectories for
three different values of inductance in converters
216—PESC 76 RECORD
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Fig. 7.
	 Changes in shape of on-time trajectories
(broken lines) and off-time trajectories (solid
lines) for VI-N=0.75, IO- y=1.0, and decreasing
inductance LN=
 3) 0.095, 1) 0.067, and 2) 0.03.
which are otherwise identical and which are running
under the same set of operating conditions. The
trajectories labeled 1 correspond to the value of
inductance which has been used as the reference value
in previous illustrations. One can see the now
familiar reference steady-state trajectory near the
center of the figure. As one might expect, the
steady-state trajectories which exist for the other
two illustrative values of inductance are quite
different. All three of these trajectories are shown
in Fig. 8 for the same values of input supply volt-
age, average output voltage, and average load cur
rent. For large values of inductance, steady-state
operation is in the continuous conduction mode, Figs.
8(A) and (B). With sufficiently small values of
inductance, as illustrated in Fig. 8(C), the steady-
state operation of the converter is in the dis-
continuous conduction mode as can be seen by the
solution trajectory incorporating a portion of the
abscissa corresponding to zero reactor current dur-
ing a portion of the transistor off-time. Thus,
one can see that these three converters, which are
identical except for the values of inductance, ac-
complish the same power processing task but in
markedly different manners which are consistent with
the requirements of the individual shapes of their
respective on-time and off-time trajectories.
CONVERTER CONTROL FUNCTIONS PORTRAYED
IN THE STATE PLANE
As discussed in an earlier section, the partic-
ular transient trajectory that the system state
follows in attempting to reach a steady-state con-
dition is entirely dependent on the particular
control function applied to the converter power
switch. In this section, the analytical framework
described above is employed to examine two commonly
used converter controllers.
Constant On-Time Controller
A constant on-time or pulse frequency modulation
controller is depicted conceptually in Fig. 9. This
controller monitors the output voltage vO-N of the
converter power stage and compares it to a`constant
reference voltage vR-N . When the output voltage is
less than the reference voltage, two monostable
multivibrators are activated; one produces a pulse
3.5 k 1x-11
2.0
f	
"C-H
..9925	 1.0
	
1.005
3.5 k iX_y
2.0
IC-N
0.0
	 r
.9925	 1.0	 1.005
3.5	 iX-N
2,0
VC-N
0.0
.9925	 1.0	 1.005
(A)
	 (8)
	
(C)
Fig. 8.	 Steady-state -trajectories for the converter of Fig. 2 operating at VI-N =0,75, I O-N=1.0, and
successively smaller values of inductance: (A) L N=0.095 1 (B)
y
LN=0.067, and (C) LN=0.03.
r—.	 n 
nry rlrr	
r—	 4.0 'C 1 X46-..-_.._
VI-1
2.0
0.0
.975 1.0
(A)
r
4.0
1X-N
N
i
t
Fig. 9. Conceptual diagram of a constant on-time
controller system. Example values are:
VR-i1 = 1.0, Ton-N = 0.075, and Tmin-N = 0.25.
of width To n_ N equal to the constant on-time	 2,0	
-----------
specified, and the other a pulse of width equal to 	 -" ---
the on-time plus a specified minimum off-time which	 ----
yeilds, in effect, a minium switching period equal-'-
to Tmi 
_N	 The output of the upper monostable 	 "0-N
multivnibrator turns switch Q on for the specified 	 0.0
To _ N , whereas the output from the lower multi	 .975	 l.o R-N
	
1.025
vi^rator is subtracted from a constant value such 	
(B)that it gives a negative input to the AND gate.
This insures that the upper`multivibrator cannot be 	 Fig. 10.	 (A) Off-time trajectories, and (B) on-
activated again until after waiting a minimum time 	 time trajectories plotted in the iX-N vs. v0-N
Tmin-N even if the output voltage never exceeds the 	 plane for the controller-converter system of
reference	 If the output voltage is greater than 	 _	 -
^	 3
the reference, the upper input to the AND gate is
Fig.	 9 with VI-N-0.75,	 and IO_^i-1.0.
negative and the turn-on signal cannot be activated.
for turn-on signal.	 One can also see from Fig. 10
Fig. 10 presents selected families of off-time (A) that, in order to achieve the desired reference-
trajectories and on-time trajectories which illus- level turn-on operation with this controller, the
trate certain aspects of this particular control output voltage must peak during the transistor off-
technique.	 In this case, notice that the abscissas time and fall back to cross the vertical switching
for these plots are vp_N rather than VC-N. 	 The out- line from right to left.	 Thus, if the location of
put voltage vO- N can be determined from a knowledge the desired steady-state trajectory for a given set
of v0_	 and has replaced VC-N in this figure because
he
of operating conditions falls within a region of
the	 the	 trajectories dostate plane where	 off-timeit is	 signal normally monitored in actual circuit
implementations, not the ideal capacitor voltage not peak, see for example Fig. 8(A), the converter
which is very difficult to measure experimentally.; cannot operate in the desired mode and unstable	 1
The two heavy vertical lines at v0-N = VR-N are the operation results. 	 3
switch-on lines.
Fig. i0(B) illustrates a particular set of on-
On observing ,Fig. 10(A), one can see two illus- time trajectories.	 The restricted lengths of the
trative off-time trajectories which never intersect solid-line portions of these trajectories are due to
the vertical switching line.	 If an initial turn-off the fixed parameter Ton.-N-	 On-time trajectories can
state of the system is such that one of these off- be observed anywhere in the state plane left of the
time trajectories is followed, the desired reference vertical switching line, but the on-time trajectories
switch-on condition cannot be achieved and the back- which correspond to the desired reference-level turn-
up minimum off-time criteria must issue the transis- on condition of operation always begin on the verti-
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Fig. 11.	 (A) Off-time trajectories and (B) on-time trajectories of Fig. 10 mapped into the iX-N vs. vC=N
plane. (C) Superposition of (A) and (B).
a_.
cal switching line and display an initial jump due
to the capacitor ESR voltage drop. These jumps in
output voltage at the instant the transistor turns
on are indicated by the broken-line portions of the
trajectories in Fig. 10(B).	 °P
These same off-time and on-time trajectories
are mapped into the iX-N vs. vC_N plane in Fig. 11
where the vertical switching line is now seen to be
slanted. The slope of this line is a function of
the capacitor ESR and, if ESR is neglected, the
switching line is vertical. Thus, one effect of the
capacitor ESR on converter performance with this
type of controller is made .evident; i.e., more off-
time trajectories can cross the switching line when
the output capacitor has larger ESR, thus enabling
this particular control technique to accommodate
a wider range of operating conditions than it can
with a smaller ESR. Near the center of Fig. ll(C) 	 _°	 ."'	 '"	 +"
one can see the same familiar closed steady-state 	 Fig. 12.	 CSMP generated response of the control-
trajectory which has served as a reference condition 	 ler-converter system of Fig. 9 with VI-N =0.75 for
throughout this paper. 	 a step decrease in IO-N from 1.0 to 0.2.
Example transient trajectories and corresponding
time waveshapes for the voltage step-up converter
operating under the influence of this type of con-
troller are presented in Figs. 12 and 13. These
data were generated through the IBM Continuous	 .^.^	 s
System Modeling Program (CSMP) and were plotted
through an X-Y plotter interfaced to the computer.
The plot routines automatically scaled the data to 	 o
completely fill the plot space, thus accounting for
the sometimes unusual scaling. A common initial
state was chosen for these and all succeeding simu-
lation runs to provide a basis for comparison. The
particular initial state chosen is the steady-state 	 --
switch-off state of the reference steady-state
trajectory which has been used throughout this
presentation.	 U
Fig. 12 illustrates the response of the con- 	 yY
troller-converter combination just discussed for a-
decrease in load current from 100% to 20% of the
rated output current. The system initially follows
an off-time trajectory which reaches the iX_N = 0
axis, and the capacitor voltage continues to fall
until the switch-on line is reached. A constant on-
time trajectory follows and the system is seen to be
in steady state in the discontinuous conduction mode
of operation.. A normalized voltage of 1.O units is
indicated by the tick mark which is above the 
VC N
axis, and one can see that with this lighter loan,
the average capacitor voltage and -thus the average
output voltage is greater than 1.0. Fig. 13 illus-
trates the transient response of the same converter
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Fig. 13 + CSMP generated response of the controller
converter system of Fig. 9 with V I _N
 = 0.75 for a
step increase in I O-N from 1.0 to 2.0.
configuration operating under the influence of the
same controller, but for an increase in load from
100% to 200% of the rated output current. This
heavier load condition changes the shapes of the
off-time and on-time trajectories in such a way
that the region of the state planearound the desired
average voltage and the required average reactor
current does not contain peaking off-time trajecto-
t'C-N
VI'N	
p	 1	 T C 	 '0-N
C
VF-N	 vC_N vF N _,	 dpi	 vC N .
	
^^!
i tN	
r	 vF-Flt'N)0TUtN +Tu.k	 R
Fig. 14.	 Conceptual diagram of a constant fre-
quency coincidence detector controller system.
Example values are- V R-N=0.73, VF,.t1=0.035,
Tck-N=0.30, and A=0.1.
vies. Thus, the converter system is unstable under
this load condition and a tendency toward a sub-
switching-frequency mode of operation is seen in
Fig. 13.
Constant Ey^qgugpcy ntrolIer
A second control technique which is often used
with do-to-dc converters is the constant frequency
coincidence detector illustrated conceptually in
Fig. 14. In this case, the transistor switch is
turned on when the constant frequency sawtooth
function v	 (tN ) is coincident with the analog
control s 4naNl v _N . Figs. 15 and 16 illustrate the
transient trajectories for the same converter con-
figuration under the same load-change conditions as
illustrated in Figs. 12 and 13 but operating under
the influence of this constant frequency controller.
For the case of the decrease in load current, one
can see that the state trajectory is beginning to
converge to a steady-state trajectory in the dis-
continuous conduction mode, but that after 4 units
of normalized time, striad,y-state operation still
has not been achieved, For the second case, that
of an increase in load current, one again observes
the system instability which is not uncommon in the
voltage step-up configuration operating under heavy,
load conditons.
CONCEPTUAL DEVELOPMENT OF A FREE-RUNNING CONTROLLER
A study of the shapes of the system off-time
trajectories and on-time trajectories and the canner
in which they rhange for various changes in system
parameters and operating conditions has led to con-
siderable insight into the fundamental elements of
control required for this type of energy storage dc-
to-dc converter. One example of how this insight
can be used is illustrated in Fig. 17. This figure
again displays off-time and on-time trajectories in
the state plane, but in these graphs the plane has
been portioned into two regions, with the off-time
trajectories being confined to the upper right-hand
region and the on-time trajectories to the lower
left. The boundary between the regions consists of
segments of a particular off-time trajectory and a
particular on-time trajectory which are shown as
bold lines in each figure. These particular tra-
jectories are chosen to construct the boundary line
because they also include the steady-state off-time
Fig. la. CSMP generated response of the controller-
converter system of Fig. 14 for a step decrease in
Ip-N from 1.0 to 0.2.
y I,^ +	
IK'4
e o. a^f	 I x.	 g k
	
o „r	 Ln	 z++	 sk
1I
Fig. 16. CSMP generated response of the controller-
converter system of Fig. 14 for a step increase
in IO-N from 1.0 to 2.0.
and on-time trajectory segments for the given set of
operating conditions. The actual steady-state tra-
jectory for each of the threecases is seen as the
closed curve at the intersection of the two segments
that make up the boundary line in each figure. The
steady-state trajectory shown in Fig. 17(B) is the
same steady-state trajectory that has been used
throughout as the reference case.
The information contained in these figures can
be used to determine when to turn the transistor on
and off in order to achieve steady-state operation
in one on/off cycle of control, regardless of the
system's initial state or operating conditions.
For example, if the initial state of the _system is
in the region of the plane below the boundary line,
and if the control law is such that the transistor
is on when in this region, the system state must
follow the corresponding on-time trajectory up-
f
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Fig. 17.
	 Off-time and on-time trajectories for the converter configuration of Fig. 2 with VI- N=0.75 and
IO-fJ- (A) 2.0, (B) 1.0, and (C) 0.2. Bold lines separate the on-time region from the off-time region of
the state plane.
1
ward and to the left toward the bold boundary line.
If, in addition, the controller is such that it
uses this boundary as a switch-off line, the tran-
sistor turns off at the instant the state reaches
this boundary and the off-time trajectory which is
then followed coincides with the boundary line. If
the controller then uses the on-time segment of the
boundary line as a switch-on line, the system state
will continue to move around the steady-state tra-
jectory sown adjacent to the switching lines.
Likewise, if the control law is such that the tran-
sistor is off whenever the system state is above
the boundary line, a state in this upper region
initially `ollows an off-time trajectory until the
switch-on boundary line is reached, at which time
the transistor switches on and the on-time tra -
jectory coinciding with the boundary line is then
followed. Thus, one can see that if these bound-
aries are used as switching lines, the system steady-
state trajectory can be attained in one cycle of
control; i.e., with one on-time and one off-time,
or vice versa, depending on which region of the
plane contains the initial state.
After this single initial on/off transient
cycle, the converter continues to operate around the
steady-state trajectory at a constant frequency.
The precise frequency desired is specified through
a time parameter that appears in the expressions
for K1 and K2 of equations (4) and (5), respectively.
By means of a static analysis [14], this parameter
together with the circuit component values and oper -
ating conditions can be used to determine a point on
the steady-state trajectory for the given operating
conditions. The particular off-time and on-time
trajectories which include this point are chosen as
the switching lines described above. The system is
thus free-running, in the sense that no timing ele-
ments are involved, but at the same time operates
at a constant frequency in steady-state over the
whole range of operating conditions. In both the
transient cycle and in steady state, the transistor
switching occurs when the system state trajectory
intersects well-defined and known switching lines
which correspond to a given converter configuration
and externally imposed operating conditions.
Fig. 18 presents a conceptual picture of this
free-running control process. Four pieces of in-
formation are required by the controller to ac-
complish the decision making process described
above. They are vT-N, i o-N , iX-N, and VC-N. The
1	 LN	 +
x-N
rC•N
i rOyl
0	 re	 +
rL, T 
C  r —
Ar ('X-N,rC•N) E K , 0 M
F OX-N,C-N) 0' 0 off
Determ
'
ine Boundory	 I
f ( V0-N,' N, CN, TN, r1•N , r0•M ) • O
(A)
(B)
Fig. 13.	 (A) Conceptual diagram of free-running
controller for the voltage step-up converter.
(B) Definition of the function f and region R.
instantaneous values of input voltage and output
current are used to construct the two-segment
switching line illustrated graphically in Fig. 18
(B) and functionally identified by the expression
f(Vo- N , LN, CN , TN, vI_NN, ip_ N) = 0. With this
switching line establishing the boundary of region
R, the controller determines whether or not the
instantaneous state of the power-handling subnetwork
is contained within that region and turns the tran -
sistor switch on or off accordingly, The exact form,
of the switching line equation is dependent on the
particular network model used to describe the con-
verter. The development of this equation is, in
fact, the only aspect of this approach which is
dependent on the system model chosen.
Another system variable required of this con
t,mller is the output capacitor voltage. As stated
earlier, the ideal capacitor voltage is not physi -
cally obtainable and thus the actual output voltage
I
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Fig. 19. CSMP generated response of the free
running converter system for a step decrease in
I0-N from 1.0 to 0.2.
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Fig. 20.	 CSMP generated response of the free-
running converter system for a step increase in
I 0-N from 1.0 to 2.0.
17(A) to see how steady-state operation is
achieved at a heavier load condition, again in one
on/off cycle of control. The accompanying time
waveforms in Figs. 19 and 20 illustrate clearly the
free-running nature of the converter during the
initial on/off transient cycle and the constant
frequency nature during steady-state operation,
regardless of the system's initial state or the
load conditions in effects
is shown as an alternative input to the control
process. In the latter case, the function f must
be modified accordingly to yield an f' which is also
a function of the capacitor ESR. The CSMP simula-
tion data presented later in this section uses the
output voltage as a controller input rather than
the ideal capacitor voltage.
As discusseu in an earlier section, the shapes
of the system on-time and off-time trajectories
change when either the system parameters or operating
conditions change. Fig. 17 illustrates the trajec-- 	 This same free-running control technique re-
tories and the switching lines for the example con-
	
sponds equally well to step-changes in input voltage.
verter operating tinder three different load condi- 	 Fig. 5 presents the CSMP generated -transient re-
tions. If the system is operating In steady state at sponse of the example converter to an input voltage
100% of the rated output current, the system state 	 jump from 50% to 75% of the rated output voltage.
follows the closed trajectory at the center of Fig.	 Again the transition to the new steady-state con-
17(B). If the load current is suddenly reduced to	 dition is seen to be completed in one on/off
20% of the rated value, the trajectories plotted in
	
switching cycle.
Fig. 17(C) subsequently must be followed, and the
bold switching line shown there should then be
used. Similarly, if the load current is suddenly
increased to 200% of its rated value, the trajec- 	 A general, qualitative investigation of the
tories and switching line drawn in Fig. 17(A) must 	 voltage step-up do-to-dc converter has been presented.
then be followed.	 The state-plane analysis approach employed in this
investigation reveals families of trajectories which
the converter state must follow during transistor
on-time and off-time as a result of the system's
governing physical laws. An understanding of these
trajectories and knowing how they change for changes
in system parameters and externally imposed operating
conditions reveal certain fundamental limitations
in the performance of the converter power stage which
cannot be exceeded no matter what control technique
is employed. This ability to observe the movement
of the system state enables one to examine and
compare various control techniques which can be used
to determine when to switch the converter power
transistor on and off and to determine strengths and
weaknesses in these techniques. Furthermore, by
using the information which is contained in these
state trajectories, a control law for a free-running
voltage step-up converter has been conceptually
developed which can move the converter state from
CONCLUSIONS
Computer simulations of these two transient
responses are presented in Figs. 19 and 20. These
cases are exactly the same as those illustrated in
Figs_. 12, 13, 15, and 16 except that now the system
is operating under the control of the free-running
controller outlined in this section. The initial
state is the same as used previously and corresponds
to the steady-state switch-off state for the example
illustrated in rig, 17(B). The CSMP generated plots
are not to the same scale as the plots in Fig.; 17,
but one can mentally superimpose the transient tra-
jectory displayed in Fig. 19 onto the plane of Fig.
17(C) to see how the system state proves from its
initial state under cne set of operating conditions
to another steady-state trajectory under different
operating conditions in one on/off cycle of
control. Similarly, one can superimpose the tran-
sient trajectory of Fig. 20 onto the plane of Fig,
i
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any initial condition to steady-state operation in
one on/off cycle of control. A converter running
under the control of this law can respond equally
well to changes in input voltage and changes in out-
put current. Circuit protection features, such as
current or voltage limiters, can also be included
in such a controller, with the system state tra-
jectories again revealing the precise manner in which
these desired features can be achieved.
The principal function of energy-storage dc-
to-dc power converters is to extract electrical
enemy from a given source at some unregulated
voltage level, but at a controlled rate, in order
to deliver energy to an electrical load at a dif-
ferent specified voltage level and particular power
level. The only means available for controlling
this rate of energy extraction is the switching on
and off of the converter power transistor, which is
of course the principal task of any controller.
With such an a priori limitation in the ability to
continuously control this flow of energy, further
restrictions imposed on the control process such as
fixing the transistor on-tune or, even more restric-
tive, fixing the converter switching frequency can
only cause degradation from the theoretically
achievable converter performance. Thus, only by
utilizing all of the information available from
the system, and by allowing the transistor switch
to remain on and off for variable time periods can
the theoretical limits in converter performance be
approached. Such a free-running converter which
adapts to changes in system operating conditions is
proposed herein. While providing superior per-
formance, this approach also requires considerably
more complex circuitry to implement than the more
conventional control techniques in widespread use
today. Thus, as is often the case, the system
designer and user must trade-off the complex cir-
cuitry and resultant decrease in system reliability
against the desired improved converter performance.
All of the discussions and the free-running
control law presented in this paper have been illus-
trated through application to a voltage step-up
energy storage do-to-dc converter. Nothing in the
development of this approach is dependent on this
particular choice for an example system, however,
and it is therefore belived that this approach and
control technique are equally applicable to the
other commonly used configurations for energy
storage do-to-dc converters.
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